Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
Automated test bench generation for high-level synthesis flow ABELITE (title)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publications
..
year
year of publication
Loading..
author
Loading..
TalTech department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
1
Look more..
(1/14)
Export
export all inquiry results
(1)
Save TXT fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
Automated test bench generation for high-level synthesis flow ABELITE
Viilukas, Taavi
;
Jenihhin, Maksim
;
Raik, Jaan
;
Ubar, Raimund-Johannes
;
Baranov, Samary
Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2011) : Sevastopol, Ukraine, September 9-12, 2011
2011
/
p. 13-16 : ill
https://ieeexplore.ieee.org/document/6116601
book article
Number of records 1, displaying
1 - 1
keyword
14
1.
high-level test data generation
2.
high-level synthesis for test
3.
automated test pattern generation
4.
Automated Synthesis of Software-based Self-test
5.
behaviour level test generation
6.
Hierarchical Multi-level Test Generation
7.
high level synthesis
8.
high-level decision diagrams (HLDD) synthesis
9.
high-level synthesis
10.
High-Level Synthesis (HLS)
11.
logic level and high level BDDs
12.
test bench
13.
automated code generation
14.
automated test environment
×
match
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TalTech department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TalTech department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT