Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
otsustusdiagrammid (subject term)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publication
..
year
year of publication
Loading..
author
Loading..
TTÜ department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
72
Look more..
(1/1)
Export
export all inquiry results
(72)
Save TXT fail
Save PDF fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
51
book article
Overview about low-lewel and high-level decision diagrams for diagnostic modeling of digital systems
Ubar, Raimund-Johannes
Proceedings of the Reed-Muller 2011 Workshop : May 25-26, 2011, Tuusula, Finland
2011
/
p. 1-10 : ill
book article
52
book article
Parallel fault analysis on structurally synthesized BDDs
Devadze, Sergei
;
Ubar, Raimund-Johannes
Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum
2007
/
lk. 47-50 : ill
book article
53
journal article
PSL assertion checking using temporally extended high-level decision diagrams
Jenihhin, Maksim
;
Raik, Jaan
;
Tšepurov, Anton
;
Ubar, Raimund-Johannes
Journal of electronic testing : theory and applications
2009
/
6, p. 289-300 : ill
https://pld.ttu.ee/home/maksim/phd_papers/%5B11%5D%20latw%2708.pdf
journal article
54
book article
PSL assertion checking with temporally extended high-level decision diagrams
Jenihhin, Maksim
;
Raik, Jaan
;
Tšepurov, Anton
;
Ubar, Raimund-Johannes
Proceedings of the 9th IEEE Latin-American Test Workshop : LATW2008 : February 17-20, 2008, Puebla, Mexico
2008
/
p. 49-54 : ill
https://pld.ttu.ee/~maksim/phd_papers/%5B11%5D%20latw%2708.pdf
book article
55
book article
PSL assertions based verification with HLDD tools
Jenihhin, Maksim
Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum
2007
/
lk. 17-20 : ill
book article
56
journal article EST
/
journal article ENG
Ranking strategic objectives in a strategy map based on logarithmic fuzzy preference programming and similarity method
Safari, Hossein
;
Khanmohammadi, Ehsan
;
Maleki, Meysam
;
Cruz-Machado, Virgilio
;
Ševtšenko, Eduard
Management Systems in Production Engineering
2019
/
p. 153-161 : ill
https://doi.org/10.1515/mspe-2019-0025
Journal metrics at Scopus
Article at Scopus
Journal metrics at WOS
Article at WOS
journal article EST
/
journal article ENG
57
book article
Register-transfer level deductive fault simulation using decision diagrams
Reinsalu, Uljana
;
Raik, Jaan
;
Ubar, Raimund-Johannes
BEC 2010 : 2010 12th Biennial Baltic Electronics Conference : proceedings of the 12th Biennial Baltic Electronics Conference : Tallinn University of Technology, October 4-6, 2010, Tallinn, Estonia
2010
/
p. 193-196 : ill
book article
58
book article
Simulation-based verification with APRICOT framework using high-level decision diagrams
Jenihhin, Maksim
;
Raik, Jaan
;
Tšepurov, Anton
;
Ubar, Raimund-Johannes
East-West Design & Test Symposium : Moscow, September 18-21, 2009
2009
/
p. 13-16 : ill
book article
59
book article
Software-based self-test generation for microprocessors with high-level decision diagrams
Ubar, Raimund-Johannes
;
Tšertov, Anton
;
Jasnetski, Artjom
;
Brik, Marina
LATW2014 : 15th IEEE Latin-American Test Workshop : Fortaleza, Brazil, March 12th-15th, 2014
2014
/
[6] p. : ill
book article
60
journal article
Software-based self-test generation for microprocessors with high-level decision diagrams
Jasnetski, Artjom
;
Ubar, Raimund-Johannes
;
Tšertov, Anton
;
Brik, Marina
Proceedings of the Estonian Academy of Sciences
2014
/
p. 48-61 : ill
https://artiklid.elnet.ee/record=b2665215*est
journal article
61
book
Software-based self-test with decision diagrams for microprocessors
Ubar, Raimund-Johannes
;
Jasnetski, Artjom
;
Tšertov, Anton
;
Oyeniran, Adeboye Stephen
2018
book
62
book article
Structural fault collapsing by superposition of BDDs for test generation in digital circuits
Ubar, Raimund-Johannes
;
Mironov, Dmitri
;
Raik, Jaan
;
Jutman, Artur
Proceedings of the Eleventh International Symposium on Quality Electronic Design ISQED 2010 : March 22-24, 2010 San Jose, California USA
2010
/
p. 250-257 : ill
https://ieeexplore.ieee.org/document/5450451
book article
63
book article
Structurally synthesized binary decision diagrams
Jutman, Artur
;
Peder, Ahti
;
Raik, Jaan
;
Tombak, Mati
;
Ubar, Raimund-Johannes
Boolean Problems : 6th International Workshop : September 23-24, 2004, Freiberg
2004
/
p. 271-278 : ill
book article
64
book article
Structurally synthesized multiple input BDDs for simulation of digital circuits
Ubar, Raimund-Johannes
;
Mironov, Dmitri
;
Raik, Jaan
;
Jutman, Artur
16th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2009 : Yasmine Hammamet, Tunesia, 13-19 December, 2009
2009
/
p. 451-454 : ill
http://dx.doi.org/10.1109/ICECS.2009.5410895
book article
65
journal article
Synthesis of decision diagrams from clock-driven multi-process VHDL descriptions for test generation
Leveugle, R.
;
Ubar, Raimund-Johannes
Electron technology
1999
/
3, p. 282-287 : ill
journal article
66
book article
Synthesis of high-level decision diagrams for functional test pattern generation
Ubar, Raimund-Johannes
;
Raik, Jaan
;
Karputkin, Anton
;
Tombak, Mati
Proceedings of the 16th International Conference Mixed Design of Integrated Circuits and Systems MIXDES 2009 : Lodz, Poland, 25-27 June, 2009
2009
/
p. 519-524 : ill
book article
67
book article
Teaching diagnostic modeling of digital systems with decision diagrams [Electronic resource]
Ubar, Raimund-Johannes
;
Raik, Jaan
;
Mironov, Dmitri
;
Evartson, Teet
;
Orasson, Elmet
;
Aarna, Margit
;
Wuttke, Heinz-Dietrich
Proceedings of 12th IASTED International Conference on Computers and Advanced Technology in Education - CATE 2009 : St.Thomas, US, November 22-24, 2009
2009
/
p. 1-6. [CD-ROM]
book article
68
book article
Temporally extended high-level decision diagrams for PSL assertions simulation
Jenihhin, Maksim
;
Raik, Jaan
;
Tšepurov, Anton
;
Ubar, Raimund-Johannes
Proceedings : Thirteenth IEEE European Test Symposium : ETS 2008 : 25-29 May 2008, Verbania, Italy
2008
/
p. 61-68 : ill
https://ieeexplore.ieee.org/document/4556029
book article
69
book article
Timing simulation of digital circuits with binary decision diagrams
Ubar, Raimund-Johannes
;
Jutman, Artur
;
Peng, Z.
Design, Automation and Test in Europe : Conference and Exhibition 2001 : Munich, Germany, March 13-16, 2001 : proceedings
2001
/
p. 460-466 : ill
https://ieeexplore.ieee.org/document/915063
book article
70
book article
True path tracing in structurally synthesized BDDs for testability analysis of digital circuits
Ubar, Raimund-Johannes
;
Jürimägi, Lembit
;
Oyeniran, Adeboye Stephen
;
Jenihhin, Maksim
Euromicro Conference on Digital System Design : DSD 2019 : 28 - 30 August 2019 Kallithea, Chalkidiki, Greece : proceedings
2019
/
p. 492-499 : ill
https://doi.org/10.1109/DSD.2019.00077
book article
71
book article
Using test pattern generation tool decider in hardware verification
Viilukas, Taavi
;
Raik, Jaan
Info- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum
2007
/
lk. 166-169 : ill
book article
72
book
Verification and error correction on High-Level Decision Diagrams
Karputkin, Anton
2013
book
Number of records 72, displaying
51 - 72
previous
1
2
3
next
subject term
1
1.
otsustusdiagrammid
×
vaste
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TTÜ department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TTÜ department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT