Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
Pagliarini, Samuel Nascimento (author)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publication
..
year
year of publication
Loading..
author
Loading..
TTÜ department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
56
Look more..
(5/26)
Export
export all inquiry results
(56)
Save TXT fail
Save PDF fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
26
dissertation
Leveraging FPGA Reconfigurability as an Obfuscation Asset = FPGA ümberkonfigureeritavuse rakendamine hägustamise vahendina
Abideen, Zain Ul
2024
https://digikogu.taltech.ee/et/Item/660d923b-44d2-4993-898f-324ab2088199
https://www.ester.ee/record=b5649944*est
https://doi.org/10.23658/taltech.1/2024
dissertation
Seotud publikatsioonid
4
From FPGAs to obfuscated eASICs : design and security trade-offs
A security-aware and LUT-based CAD flow for the physical synthesis of hASICs
Impact of orientation on the bias of SRAM-based PUFs
An overview of FPGA-inspired obfuscation techniques
27
book article
Leveraging layout-based effects for locking analog ICs
Aljafar, Muayad J.
;
Azais, Florence
;
Flottes, Marie-Lise
;
Pagliarini, Samuel Nascimento
ASHES'22: Proceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security
2022
/
p. 5-13
https://doi.org/10.1145/3560834.3563826
book article
28
journal article
Logic IP for low-cost IC design in advanced CMOS nodes
Isgenc, Mehmet Meric
;
Martins, Mayler G.A.
;
Zackriya, V. Mohammed
;
Pagliarini, Samuel Nascimento
;
Pileggi, Larry
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
2020
/
p. 585-595
https://doi.org//10.1109/TVLSI.2019.2942825
journal article
29
book article
Multiplierless design of high-speed very large constant multiplications
Aksoy, Levent
;
Roy, Debapriya Basu
;
Imran, Malik
;
Pagliarini, Samuel Nascimento
2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC 2024)
2024
/
p. 957-962
https://doi.org/10.1109/ASP-DAC58780.2024.10473954
book article
30
journal article EST
/
journal article ENG
Multiplierless design of very large constant multiplications in cryptography
Aksoy, Levent
;
Roy, Debapriya Basu
;
Imran, Malik
;
Karl, Patrick
;
Pagliarini, Samuel Nascimento
IEEE Transactions on Circuits and Systems II : Express Briefs
2022
/
p. 4503-4507
https://doi.org/10.1109/TCSII.2022.3191662
Journal metrics at Scopus
Article at Scopus
Journal metrics at WOS
Article at WOS
journal article EST
/
journal article ENG
31
book article EST
/
book article ENG
Obfuscating the hierarchy of a digital IP
Basiashvili, Giorgi
;
Abideen, Zain Ul
;
Pagliarini, Samuel Nascimento
Embedded Computer Systems : Architectures, Modeling, and Simulation :22nd International Conference, SAMOS 2022, Samos, Greece, July 3-7, 2022 : proceedings
2022
/
p. 303-314
https://doi.org/10.1007/978-3-031-15074-6_28
Conference proceedings at Scopus
Article at Scopus
Conference proceedings at WOS
Article at WOS
book article EST
/
book article ENG
32
dissertation
On the use of defensive schemes for hardware security = Kaitseskeemid riistvara turvalisuse tagamiseks
Eslami, Mohammad
2024
https://www.ester.ee/record=b5701420*est
https://doi.org/10.23658/taltech.53/2024
https://digikogu.taltech.ee/et/Item/068530be-4810-4489-9604-fb838d298b45
dissertation
Seotud publikatsioonid
4
Reusing verification assertions as security checkers for Hardware Trojan detection
Benchmarking advanced security closure of physical layouts
SALSy : security-aware layout synthesis
SCARF : securing chips with a robust framework against fabrication-time hardware Trojans : preprint
33
book article
An open-source library of large integer polynomial multipliers
Imran, Malik
;
Abideen, Zain Ul
;
Pagliarini, Samuel Nascimento
24th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Vienna, Austria, April 7-9 2021
2021
/
p. 145-150 : ill
https://doi.org/10.1109/DDECS52668.2021.9417065
book article
Seotud publikatsioonid
1
Hardware realization of lattice-based post-quantum cryptography = Võrel põhinev post-kvant-krüptograafia riistvaraline realisatsioon
34
journal article
An overview of FPGA-inspired obfuscation techniques
Abideen, Zain Ul
;
Gokulanathan, Sumathi
;
Aljafar, Muayad J.
;
Pagliarini, Samuel Nascimento
arXiv.org
2023
/
30 p. : ill
https://doi.org/10.48550/arXiv.2305.15999
journal article
Seotud publikatsioonid
1
Leveraging FPGA Reconfigurability as an Obfuscation Asset = FPGA ümberkonfigureeritavuse rakendamine hägustamise vahendina
35
book article EST
/
book article ENG
A pragmatic methodology for blind hardware trojan insertion in finalized layouts
Hepp, Alexander
;
Perez, Tiago Diadami
;
Pagliarini, Samuel Nascimento
;
Sigl, Georg
ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design
2022
/
art. 69, p. 1-9 : ill
https://doi.org/10.1145/3508352.3549452
Conference Proceedings at Scopus
Article at Scopus
Article at WOS
book article EST
/
book article ENG
Seotud publikatsioonid
1
Security-aware physical synthesis of integrated circuits = Integraallülituste turvateadlik füüsiline süntees
36
journal article
Preventing distillation-based attacks on Neural Network IP
Grailoo, Mahdieh
;
Abideen, Zain Ul
;
Leier, Mairo
;
Pagliarini, Samuel Nascimento
arXiv.org
2022
/
7 p. : ill
https://doi.org/10.48550/arXiv.2204.00292
journal article
37
journal article
A probabilistic synapse with strained MTJs for Spiking Neural Networks
Pagliarini, Samuel Nascimento
;
Bhuin, Sudipta
;
Isgenc, Mehmet Meric
;
Biswas, Ayan Kumar
;
Pileggi, Larry
IEEE Transactions on Neural Networks and Learning Systems
2020
/
p. 1113-1123 : ill
https://doi.org/10.1109/TNNLS.2019.2917819
journal article
38
journal article EST
/
journal article ENG
Ransomware attack as Hardware Trojan : a feasibility and demonstration study
Almeida, Felipe
;
Imran, Malik
;
Raik, Jaan
;
Pagliarini, Samuel Nascimento
IEEE Access
2022
/
p. 44827-44839
https://doi.org/10.1109/ACCESS.2022.3168991
Journal metrics at Scopus
Article at Scopus
Journal metrics at WOS
Article at WOS
journal article EST
/
journal article ENG
39
book article
Resynthesis-based attacks against logic locking
Almeida, Felipe
;
Aksoy, Levent
;
Nguyen, Quang-Linh
;
Dupuis, Sophie
;
Flottes, Marie-Lise
;
Pagliarini, Samuel Nascimento
2023 24th International Symposium on Quality Electronic Design (ISQED) : San Francisco, 5-7 April 2023
2023
/
8 p. : ill
https://doi.org/10.1109/ISQED57927.2023.10129403
Article at Scopus
Article at WOS
book article
40
book article
Reusing verification assertions as security checkers for Hardware Trojan detection
Eslami, Mohammad
;
Ghasempouri, Tara
;
Pagliarini, Samuel Nascimento
2022 23rd International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA : 06-07 April 2022
2022
/
p. 1-6 : ill
https://doi.org/10.1109/ISQED54688.2022.9806292
book article
Seotud publikatsioonid
1
On the use of defensive schemes for hardware security = Kaitseskeemid riistvara turvalisuse tagamiseks
41
journal article
SALSy : security-aware layout synthesis
Eslami, Mohammad
;
Perez, Tiago Diadami
;
Pagliarini, Samuel Nascimento
arXiv.org
2024
/
13 p. : ill
https://doi.org/10.48550/arXiv.2308.06201
journal article
Seotud publikatsioonid
1
On the use of defensive schemes for hardware security = Kaitseskeemid riistvara turvalisuse tagamiseks
42
journal article
SCARF : securing chips with a robust framework against fabrication-time hardware trojans
Eslami, Mohammad
;
Ghasempouri, Tara
;
Pagliarini, Samuel Nascimento
IEEE Transactions on Computers
2024
https://doi.org/10.1109/TC.2024.3449082
journal article
Seotud publikatsioonid
1
SCARF : securing chips with a robust framework against fabrication-time hardware Trojans : preprint
43
journal article
SCARF : securing chips with a robust framework against fabrication-time hardware Trojans : preprint
Eslami, Mohammad
;
Ghasempouri, Tara
;
Pagliarini, Samuel Nascimento
arXiv.org
2024
/
14 p. : ill
https://doi.org/10.48550/arXiv.2402.12162
journal article
Seotud publikatsioonid
2
On the use of defensive schemes for hardware security = Kaitseskeemid riistvara turvalisuse tagamiseks
SCARF : securing chips with a robust framework against fabrication-time hardware Trojans
44
journal article EST
/
journal article ENG
A security-aware and LUT-based CAD flow for the physical synthesis of hASICs
Abideen, Zain Ul
;
Perez, Tiago Diadami
;
Martins, Mayler
;
Pagliarini, Samuel Nascimento
IEEE transactions on computer-aided design of integrated circuits and systems
2023
/
p. 3157-3170 : ill
https://doi.org/10.1109/TCAD.2023.3244879
Journal metrics at Scopus
Article at Scopus
Journal metrics at WOS
Article at WOS
journal article EST
/
journal article ENG
Seotud publikatsioonid
1
Leveraging FPGA Reconfigurability as an Obfuscation Asset = FPGA ümberkonfigureeritavuse rakendamine hägustamise vahendina
45
dissertation
Security-aware physical synthesis of integrated circuits = Integraallülituste turvateadlik füüsiline süntees
Perez, Tiago Diadami
2023
https://doi.org/10.23658/taltech.4/2023
https://digikogu.taltech.ee/et/Item/440f41fd-0950-4b5c-8e47-4f75a754cdae
https://www.ester.ee/record=b5536743*est
dissertation
Seotud publikatsioonid
6
Side-channel Trojan insertion - a practical foundry-side attack via ECO
G-GPU : a fully-automated generator of GPU-like ASIC accelerators
A survey on split manufacturing : attacks, defenses, and challenges
A pragmatic methodology for blind hardware trojan insertion in finalized layouts
Hardware trojan insertion in finalized layouts : from methodology to a silicon demonstration
A side-channel hardware trojan in 65nm CMOS with 2μW precision and multi-bit leakage capability
46
book article EST
/
book article ENG
Side-channel attacks on triple modular redundancy schemes
Almeida, Felipe
;
Aksoy, Levent
;
Raik, Jaan
;
Pagliarini, Samuel Nascimento
2021 IEEE 30th Asian Test Symposium ATS 2021 : proceedings
2021
/
p. 79-84 : ill
https://doi.org/10.1109/ATS52891.2021.00026
Conference Proceedings at Scopus
Article at Scopus
Article at WOS
book article EST
/
book article ENG
47
book article
A side-channel hardware trojan in 65nm CMOS with 2μW precision and multi-bit leakage capability
Perez, Tiago Diadami
;
Pagliarini, Samuel Nascimento
2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC) : 17-20 January 2022 : Taipei, Taiwan
2022
/
p. 9-10 : ill
https://doi.org/10.1109/ASP-DAC52403.2022.9712490
book article
Seotud publikatsioonid
1
Security-aware physical synthesis of integrated circuits = Integraallülituste turvateadlik füüsiline süntees
48
book article EST
/
book article ENG
Side-channel Trojan insertion - a practical foundry-side attack via ECO
Perez, Tiago Diadami
;
Imran, Malik
;
Vaz, Pablo
;
Pagliarini, Samuel Nascimento
2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, May 22-28, 2021 : proceedings
2021
/
5 p. : ill
https://doi.org/10.1109/ISCAS51556.2021.9401481
Conference Proceedings at Scopus
Article at Scopus
Article at WOS
book article EST
/
book article ENG
Seotud publikatsioonid
1
Security-aware physical synthesis of integrated circuits = Integraallülituste turvateadlik füüsiline süntees
49
journal article EST
/
journal article ENG
Split-chip design to prevent IP reverse engineering
Pagliarini, Samuel Nascimento
;
Sweeney, Joseph
;
Mai, Ken
;
Blanton, Shawn
;
Mitra, Subhasish
;
Pileggi, Larry
IEEE Design and Test
2020
/
p. 109-118
https://doi.org/10.1109/MDAT.2020.3033255
Journal metrics at Scopus
Article at Scopus
Journal metrics at WOS
Article at WOS
journal article EST
/
journal article ENG
50
journal article EST
/
journal article ENG
A survey on split manufacturing : attacks, defenses, and challenges
Perez, Tiago Diadami
;
Pagliarini, Samuel Nascimento
IEEE Access
2020
/
p. 184013-184035
https://doi.org/10.1109/ACCESS.2020.3029339
Journal metrics at Scopus
Article at Scopus
Journal metrics at WOS
Article at WOS
journal article EST
/
journal article ENG
Seotud publikatsioonid
1
Security-aware physical synthesis of integrated circuits = Integraallülituste turvateadlik füüsiline süntees
Number of records 56, displaying
26 - 50
previous
1
2
3
next
author
18
1.
Pagliarini, Samuel Nascimento
2.
Nascimento, Douglas
3.
Silva, Roberto Nascimento
4.
Bankole, Olabode Samuel
5.
Deniaud, Samuel
6.
Dobrin, Samuel
7.
Foli, Samuel
8.
Glass, Samuel V.
9.
Klassen, Samuel
10.
Olsson, Samuel L. I.
11.
Samuel, Evelin
12.
Samuel, G.
13.
Samuel, Georgi
14.
Samuel, Külli
15.
Samuel, Titilola A.
16.
Samuel, Titilola Aderonke
17.
Wedaj, Samuel
18.
Viboud, Samuel
CV
3
1.
Pagliarini, Samuel Nascimento 1985
2.
Nascimento Pagliarini, Samuel
3.
Foli, Samuel 1996
name of the person
2
1.
Pagliarini, Samuel Nascimento
2.
Cohen, Samuel Theodore, 1921–2010
keyword
2
1.
Pierre Samuel Dupont de Nemours
2.
Samuel Huntington
subject term
1
1.
Samuel Besprosvanie, silmkoetööstus
×
vaste
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TTÜ department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TTÜ department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT