Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
Design and test technology for dependable systems-on-chip (source)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publication
..
year
year of publication
Loading..
author
Loading..
TTÜ department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
6
Look more..
(2/18)
Export
export all inquiry results
(6)
Save TXT fail
Save PDF fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
Diagnostic modeling of digital systems with multi-level decision diagrams
Ubar, Raimund-Johannes
;
Raik, Jaan
;
Jutman, Artur
;
Jenihhin, Maksim
Design and test technology for dependable systems-on-chip
2011
/
p. 92-118 : ill
book article
2
book article
High-level decision diagram simulation for diagnosis and soft-error analysis
Raik, Jaan
;
Repinski, Urmas
;
Jenihhin, Maksim
;
Chepurov, Anton
Design and test technology for dependable systems-on-chip
2011
/
p. 294-309 : ill
book article
3
book article
High-speed logic level fault simulation
Ubar, Raimund-Johannes
;
Devadze, Sergei
Design and test technology for dependable systems-on-chip
2011
/
p. 310-335 : ill
book article
4
book article
Preface
Ubar, Raimund-Johannes
;
Raik, Jaan
;
Vierhaus, Heinrich Theodor
Design and test technology for dependable systems-on-chip
2011
/
p. xxii-xxviii
book article
5
book article
Sequential test set compaction in LFSR reseeding
Jutman, Artur
;
Aleksejev, Igor
;
Raik, Jaan
Design and test technology for dependable systems-on-chip
2011
/
p. 476-493 : ill
book article
6
book article
System-level design of NoC-based dependable embedded systems
Tagel, Mihkel
;
Ellervee, Peeter
;
Jervan, Gert
Design and test technology for dependable systems-on-chip
2011
/
p. 1-36 : ill
book article
Number of records 6, displaying
1 - 6
keyword
17
1.
teaching design and test of systems
2.
dependable embedded systems
3.
Chip-to-chip authentication
4.
programmable systems-on-chip
5.
design and test
6.
design-for-test
7.
Digital test and testable design
8.
parallel design and test
9.
test model design
10.
control systems design
11.
design and implementation of Performance Management Systems
12.
design structure matrix technology
13.
design support systems
14.
nanoelectronic systems design
15.
nano-electronic systems design
16.
dependable CPSoC
17.
design methodology and human-centred design
subject term
1
1.
Department of Marine Systems of Tallinn University of Technology (TalTech)
×
vaste
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TTÜ department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TTÜ department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT