Otsing - TalTech teadusportaal

kuva

reasta

26

artikkel kogumikus

Fast fault emulation for synchronous sequential circuitsRaik, Jaan; Ellervee, Peeter; Tihhomirov, Valentin; Ubar, Raimund-JohannesProceedings of East–West Design & Test Workshop (EWDTW’04) : Yalta, Alushta, Crimea, Ukraine, September 23-26, 20042004 / p. 35-40 https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=a6eb712498a5f23db3f95ad66bada257c21e96f0

artikkel kogumikus

27

artikkel kogumikus

Fast fault simulation for extended class of faults in scan-path circuitsUbar, Raimund-Johannes; Devadze, Sergei; Raik, Jaan; Jutman, ArturProceedings : Fifth IEEE International Symposium on Electronic Design, Test and Applications : DELTA 2010 : 13-15 January 2010, Ho Chi Minh City, Vietnam2010 / p. 14-19 https://ieeexplore.ieee.org/document/5438717

artikkel kogumikus

28

artikkel kogumikus EST / artikkel kogumikus ENG

Fault collapsing in digital circuits using fast fault dominance and equivalence analysis with SSBDDsUbar, Raimund-Johannes; Jürimägi, Lembit; Orasson, Elmet; Raik, JaanVLSI-SoC : Design for Reliability, Security, and Low Power : 23rd IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2015 Daejeon, Korea, October 5-7, 2015 : revised selected papers2016 / p. 23-45 : ill https://doi.org/10.1007/978-3-319-46097-0_2 Conference Proceedings at Scopus Article at Scopus Article at WOS

artikkel kogumikus EST / artikkel kogumikus ENG

29

dissertatsioon

Fault simulation of digital systems = Digitaalsüsteemide rikete simuleerimineDevadze, Sergei2009 https://digi.lib.ttu.ee/i/?445 https://www.ester.ee/record=b2508727*est

dissertatsioon

30

artikkel kogumikus

Finite state machine synthesis for low power using input-disabling precomputation architecturesSudnitsõn, AleksanderThe 7th Biennial Conference on Electronics and Microsystem Technology "Baltic Electronics Conference" : BEC 2000 : October 8 - 11, 2000, Tallinn, Estonia : conference proceedings2000 / p. 137-140 : ill

artikkel kogumikus

31

artikkel kogumikus

FPGA implementation of the polynomial curve fittingGorev, Maksim; Pesonen, VadimInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK viienda aastakonverentsi artiklite kogumik : 25.-26. novembril 2011, Nelijärve2011 / p. 121-124 : ill

artikkel kogumikus

32

artikkel ajakirjas

FPGA-based fault emulation of synchronous sequential circuitsEllervee, Peeter; Raik, Jaan; Tammemäe, Kalle; Ubar, Raimund-JohannesIET computers and digital techniques2007 / 2, p. 70-76 : ill https://ieeexplore.ieee.org/abstract/document/1423822

artikkel ajakirjas

33

artikkel kogumikus

FPGA-based implementation of EEG analyzerGorev, Maksim; Pesonen, Vadim; Mihhailov, Dmitri; Jenihhin, Maksim; Ellervee, PeeterDATE'11 Friday Workshop on "Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing" : Grenoble, France, March 20112011 / [1] p https://www.microsoft.com/en-us/research/wp-content/uploads/2017/03/ellervee.pdf

artikkel kogumikus

34

artikkel kogumikus

FPGA-based systems in information and communicationSklyarov, Valery; Skliarova, Iouliia; Sudnitsõn, AleksanderAICT2011 : 5th International Conference on Application of Information and Communication Technologies : 12-14 October, Baku, Azerbaijan : conference proceedings2011 / p. 551-555 https://www.researchgate.net/publication/254014990_FPGA-based_systems_in_information_and_communication

artikkel kogumikus

35

artikkel kogumikus

Functional level controllability analysis for digital circuitsUbar, Raimund-Johannes; Kuchcinski, KtzysztofProc. of the Design Automation Conference, Kaunas, Lithuania, June 1-4, 19921992 / p. 13-21

artikkel kogumikus

36

raamat

Functional level testability analysis for digital circuitsUbar, Raimund-Johannes1992

raamat

37

artikkel ajakirjas

Functional self-test of high-performance pipe-lined signal processing architecturesGorev, Maksim; Ubar, Raimund-Johannes; Ellervee, Peeter; Devadze, Sergei; Raik, Jaan; Min, MartMicroprocessors and microsystems2015 / p. 909-918 : ill http://dx.doi.org/10.1016/j.micpro.2014.11.002

artikkel ajakirjas

38

artikkel kogumikus

Hierarchical fault simulation for finite state machinesBrik, Marina; Raik, Jaan; Ubar, Raimund-JohannesThe 7th Biennial Conference on Electronics and Microsystem Technology "Baltic Electronics Conference" : BEC 2000 : October 8 - 11, 2000, Tallinn, Estonia : conference proceedings2000 / p. 145-148 : ill

artikkel kogumikus

39

dissertatsioon

Hierarchical test generation for digital circuits represented by Decision Diagrams : thesis on informatics and system engineeringRaik, Jaan2001 https://www.ester.ee/record=b1578107*est

dissertatsioon

40

dissertatsioon

Hierarchical test pattern generation and untestability identification techniques for synchronous sequential circuits = Hierarhilised testintegreerimise ja mittetestitavuse identifitseerimise meetodid sünkroonsetele järjestikskeemideleRannaste, Anna2010 https://www.ester.ee/record=b2637391*est

dissertatsioon

41

artikkel ajakirjas

Hierarhilisest testigenereerimisest ja mittetestitavuse analüüsistRannaste, AnnaA & A2010 / 4, lk. 38-39 https://artiklid.elnet.ee/record=b2286481*est

artikkel ajakirjas

42

dissertatsioon

Hybrid built-in self-test : methods and tools for analysis and optimization of BIST = Sisseehitatud hübriidne isetestimine : meetodid ja vahendid analüüsiks ning optimeerimiseksOrasson, Elmet2007 https://www.ester.ee/record=b2305436*est

dissertatsioon

43

artikkel kogumikus

Improved fault emulation for synchronous sequential circuitsRaik, Jaan; Ellervee, Peeter; Tihhomirov, Valentin; Ubar, Raimund-JohannesProceedings : DSD'2005 : 8th Euromicro Conference on Digital System Design : Architectures, Methods and Tools : Porto, Portugal, August 30 - September 3, 20052005 / p. 72-78 : ill

artikkel kogumikus

44

artikkel kogumikus

Improved testability calculation for digital circuitsUbar, Raimund-Johannes; Heinlaid, J.; Raun, L.19th NORCHIP Conference, Kista, Sweden, 12-13 November 2001 : proceedings2001 / p. 264-270 : ill

artikkel kogumikus

45

artikkel kogumikus

Increasing the speed of delay simulation in digital circuitsUbar, Raimund-Johannes; Jutman, ArturThe 7th Biennial Conference on Electronics and Microsystem Technology "Baltic Electronics Conference" : BEC 2000 : October 8 - 11, 2000, Tallinn, Estonia : conference proceedings2000 / p. 31-34 : ill

artikkel kogumikus

46

dissertatsioon

Investigation and development of test generation methods for control part of digital systemsBrik, Marina2002 http://www.ester.ee/record=b1688656*est

dissertatsioon

47

artikkel kogumikus

LFSR polynomial and seed selection using genetic algorithmAleksejev, E.; Jutman, Artur; Ubar, Raimund-JohannesBEC 2006 : 2006 International Baltic Electronics Conference : Tallinn University of Technology, October 2-4, 2006, Tallinn, Estonia : proceedings of the 10th Biennial Baltic Electronics Conference2006 / p. 179-182 : ill

artikkel kogumikus

48

artikkel kogumikus

Logic simulation and fault collapsing with shared structurally synthesized BDDsMironov, Dmitri; Ubar, Raimund-Johannes; Raik, Jaan2014 19th IEEE European Test Symposium (ETS) : May 26th-30th, 2014, Paderborn, Germany : proceedings2014 / [2] p. : ill

artikkel kogumikus

49

artikkel kogumikus

Lower bounds of the size of shared structurally synthesized BDDsUbar, Raimund-Johannes; Mironov, DmitriProceedings of the 2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) : April 23-25, 2014, Warsaw, Poland2014 / p. 77-82 : ill

artikkel kogumikus

50

artikkel kogumikus

Macro level defect-oriented diagnosability of digital circuitsKostin, Sergei; Ubar, Raimund-Johannes; Raik, JaanInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK neljanda aastakonverentsi artiklite kogumik : 26.-27. novembril 2010, Essu mõis2010 / lk. 53-56 : ill

artikkel kogumikus

digitaalintegraallülitused (märksõna)

teaviku laadid

märksõna 1