Otsing - TalTech teadusportaal

Publikatsioonid
Profiilid
Uurimisrühmad
Registrid
Abi ja info
Switch to English

Publikatsioonid

Publikatsioonid

Liitotsing

Valitud kirjed 0

gate-level analysis (võtmesõna)

—

—

Lisa tingimus Lihtotsing filter

Tühista

teaviku laadid

raamat ..

artikkel ajakirjas ..

artikkel ajalehes ..

artikkel kogumikus ..

dissertatsioon ..

Open Access ..

Teaduspublikatsioon ..

aasta

Toon andmeid..

Toon andmeid..

TTÜ struktuuriüksus

Toon andmeid..

Toon andmeid..

Toon andmeid..

Toon andmeid..

Toon andmeid..

Tühista

Kirjeid leitud 3
Vaata veel.. (2/170)
Ekspordi

ekspordi kõik päringu tulemused (3)
Salvesta TXT fail

prindi
Märgitud kirjetega toimetamiseks ava valitud kirjed

kuva

reasta
1

artikkel ajakirjas EST / artikkel ajakirjas ENG

Fast identification of true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan; Jürimägi, LembitMicroelectronics reliability2018 / p. 252-261 : ill https://doi.org/10.1016/j.microrel.2017.11.027 Journal metrics at Scopus Article at Scopus Journal metrics at WOS Article at WOS

artikkel ajakirjas EST / artikkel ajakirjas ENG
2

artikkel kogumikus

Hierarchical timing-critical paths analysis in sequential circuitsJürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Kostin, Sergei2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018) : 2 – 4 July 2018, Spain2018 / 6 p. : ill https://doi.org/10.1109/PATMOS.2018.8464176

artikkel kogumikus
3

artikkel kogumikus

A scalable technique to identify true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, JaanProceedings 2017 IEEE 20th International Symposium on Design and Diagnotics of Electronic Circuit & Systems(DDECS) : April 19-21, 2017, Dresden, Germany2017 / p. 152-157 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7934553

artikkel kogumikus

Kirjeid leitud 3, kuvan 1 - 3

1. gate-level analysis
2. gate-level circuit abstraction
3. gate-level netlist
4. register transfer and gate level simulation
5. hierarchical two-level analysis
6. system-level analysis
7. logic level and high level BDDs
8. Field Programmable Gate Array (FPGA)
9. field programmable gate arrays
10. field-programmable gate array
11. Field-Programmable Gate Array (FPGA)
12. field-programmable gate arrays
13. field-programmable gate arrays (FPGA)
14. FPGA (field-programmable gate array)
15. GaTe
16. gate and register transfer levels
17. gate delay
18. gate driver
19. Gate Injection Transistor (GIT)
20. Golden gate assembly
21. insulated gate bipolar transistors
22. insulated gate-commutated thyristors
23. NBTI-critical gate
24. Opal Kelly ﬁeld programmable gate array (FPGA)
25. absolute sea level
26. airport level of service
27. arousal level
28. assurance level
29. behaviour level test generation
30. bi-level optimization
31. CO2 level in classrooms
32. CO2 level in classrooms and kindergartens
33. confidence level
34. country-level logistics
35. Cross-level Modeling of Faults in Digital Systems
36. customer compatibility level
37. deep level
38. deep level traps
39. determination of the CO2 level
40. determining the level of creatine
41. digitalisation level
42. distribution-level phasor measurement units (D-PMUs)
43. education level
44. exposure level
45. extreme penetration level of non synchronous generation
46. extreme sea-level prediction
47. extreme water level
48. graduate level
49. Hierarchical Multi-level Test Generation
50. high level DD (HLDD)
51. high level of security
52. high level synthesis
53. high-level control fault model
54. high-level control faults
55. high-level decision diagram
56. high-level decision diagrams
57. high-level decision diagrams (HLDD) synthesis
58. High-level Decision Diagrams for Modeling Digital Systems
59. high-level expert group on AI
60. high-level fault coverage
61. high-level fault model
62. high-level fault simulation
63. high-level functional fault model
64. high-level synthesis
65. High-Level Synthesis (HLS)
66. high-level synthesis for test
67. high-level test data generation
68. improvement of safety level at enterprises
69. improvement of safety level at SMEs
70. initial level of security
71. lake level
72. lake-level fluctuations
73. level control
74. level crossing
75. level ice
76. Level of paranoia
77. level set
78. level(s) methodology
79. level-crossing ADC
80. level-crossing analog-to-digital converters
81. level-crossing analogue-to-digital converters (ADC)
82. logic level
83. lower trophic level models
84. low-level control system transportation
85. low-level fault redundancy
86. low-level radiation
87. Low-level RF EMF
88. macro-level industry influences
89. mean sea level
90. medium level of security
91. module level power electronics (MLPE)
92. module-level power electronics (MLPE)
93. multi-level governance
94. multi-level inverter
95. multi-level leadership
96. multi-level modeling
97. multi-level perspective
98. multi-level perspective of sustainability transitions
99. multi-level selection and processing environment
100. noise level
101. operational level (OL)
102. Price level
103. Process/Product Sigma Performance Level (PSPL)
104. PV module level power electronics
105. Register Transfer Level - RTL
106. register transfer level modeling decision diagams
107. register-transfer level
108. Register-Transfer Level (RTL)
109. relative sea level
110. relative sea level changes
111. relative sea-level change
112. RH level
113. school-level policies
114. sea level
115. sea level forecasting
116. sea level prediction
117. sea level reconstruction
118. sea level rise
119. sea level series
120. sea level trend
121. sea level: variations and mean
122. sea-level
123. sea-level changes
124. sea-level equation
125. Sea-level indicator
126. sea-level prediction
127. sea-level rise
128. sea-level trend
129. Security Level Evaluation
130. service-level agreements
131. seven-level multilevel
132. Sigma performance level
133. skin conductance level
134. software level TMR
135. software security level
136. steel-level bureaucracy
137. strategic level decision makers
138. sufficient level of security
139. system level
140. system level hazards
141. system level simulation
142. system level test
143. system planning level
144. system-level evaluation
145. task-level uninterrupted presence
146. three-level
147. three-level converter
148. three-level inverter
149. three-level neutral-point-clamped inverter
150. three-level NPC inverter
151. three-level T-type
152. three-level T-type inverter
153. three-level T-type quasi-impedance-source inverter (3L-T-type qZSI)
154. three-level voltage inverter
155. Tool Confidence Level
156. top-level domain
157. transaction-level modeling
158. treatment level
159. two-level inverter
160. undergraduate level
161. university level informatics education
162. water level
163. water level fluctuation
164. water level measurements
165. water level reconstruction
166. water-level changes
167. voltage level
168. voltage level optimisation
169. 3-level T-type inverter

1. Safety Gate

vaste

reasta

Otsing
Valikud 0

ilmumisaasta

autor

TTÜ struktuuriüksus

märksõna

seeria-sari

tema kohta

võtmesõna

TalTech Raamatukogu

Akadeemia tee 1

13519

TalTech koduleht TalTech Raamatukogu koduleht Digikogu Digiteek Teadusandmed

6203551

data@taltech.ee

TalTech Raamatukogu