Otsing - TalTech teadusportaal

Publikatsioonid
Profiilid
Uurimisrühmad
Registrid
Abi ja info
Switch to English

Publikatsioonid

Publikatsioonid

Otsing

Valitud kirjed 0

gate-level analysis (võtmesõna)

—

—

—

—

Lisa tingimus Liitotsing filter

Tühista

teaviku laadid

raamat ..

artikkel ajakirjas ..

artikkel ajalehes ..

artikkel kogumikus ..

dissertatsioon ..

Open Access ..

Teaduspublikatsioon ..

aasta

Toon andmeid..

Toon andmeid..

TTÜ struktuuriüksus

Toon andmeid..

Toon andmeid..

Toon andmeid..

Toon andmeid..

Toon andmeid..

Tühista

Kirjeid leitud 3
Vaata veel.. (2/173)
Ekspordi

ekspordi kõik päringu tulemused (3)
Salvesta TXT fail

prindi
Märgitud kirjetega toimetamiseks ava valitud kirjed

kuva

reasta
1

artikkel ajakirjas EST / artikkel ajakirjas ENG

Fast identification of true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan; Jürimägi, LembitMicroelectronics reliability2018 / p. 252-261 : ill https://doi.org/10.1016/j.microrel.2017.11.027 Journal metrics at Scopus Article at Scopus Journal metrics at WOS Article at WOS

artikkel ajakirjas EST / artikkel ajakirjas ENG
2

artikkel kogumikus

Hierarchical timing-critical paths analysis in sequential circuitsJürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Kostin, Sergei2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018) : 2 – 4 July 2018, Spain2018 / 6 p. : ill https://doi.org/10.1109/PATMOS.2018.8464176

artikkel kogumikus
3

artikkel kogumikus

A scalable technique to identify true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, JaanProceedings 2017 IEEE 20th International Symposium on Design and Diagnotics of Electronic Circuit & Systems(DDECS) : April 19-21, 2017, Dresden, Germany2017 / p. 152-157 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7934553

artikkel kogumikus

Kirjeid leitud 3, kuvan 1 - 3

1. gate-level analysis
2. gate-level circuit abstraction
3. gate-level netlist
4. register transfer and gate level simulation
5. hierarchical two-level analysis
6. system-level analysis
7. logic level and high level BDDs
8. Field Programmable Gate Array (FPGA)
9. field programmable gate arrays
10. field-programmable gate array
11. Field-Programmable Gate Array (FPGA)
12. field-programmable gate arrays
13. field-programmable gate arrays (FPGA)
14. FPGA (field-programmable gate array)
15. GaTe
16. gate and register transfer levels
17. gate delay
18. gate driver
19. Gate Injection Transistor (GIT)
20. Golden gate assembly
21. insulated gate bipolar transistors
22. insulated gate-commutated thyristors
23. NBTI-critical gate
24. Opal Kelly ﬁeld programmable gate array (FPGA)
25. absolute sea level
26. airport level of service
27. arousal level
28. assurance level
29. behaviour level test generation
30. bi-level optimization
31. CO2 level in classrooms
32. CO2 level in classrooms and kindergartens
33. confidence level
34. country-level logistics
35. Cross-level Modeling of Faults in Digital Systems
36. customer compatibility level
37. deep level
38. deep level traps
39. determination of the CO2 level
40. determining the level of creatine
41. digitalisation level
42. distribution-level phasor measurement units (D-PMUs)
43. education level
44. exposure level
45. extreme low-water level
46. extreme penetration level of non synchronous generation
47. extreme sea-level prediction
48. extreme water level
49. graduate level
50. Hierarchical Multi-level Test Generation
51. high level DD (HLDD)
52. high level of security
53. high level synthesis
54. high-level control fault model
55. high-level control faults
56. high-level decision diagram
57. high-level decision diagrams
58. high-level decision diagrams (HLDD) synthesis
59. High-level Decision Diagrams for Modeling Digital Systems
60. high-level expert group on AI
61. high-level fault coverage
62. high-level fault model
63. high-level fault simulation
64. high-level functional fault model
65. high-level synthesis
66. High-Level Synthesis (HLS)
67. high-level synthesis for test
68. high-level test data generation
69. improvement of safety level at enterprises
70. improvement of safety level at SMEs
71. initial level of security
72. lake level
73. lake-level fluctuations
74. level control
75. level crossing
76. level ice
77. Level of paranoia
78. level set
79. level(s) methodology
80. level-crossing ADC
81. level-crossing analog-to-digital converters
82. level-crossing analogue-to-digital converters (ADC)
83. logic level
84. lower trophic level models
85. low-level
86. low-level control system transportation
87. low-level fault redundancy
88. low-level radiation
89. Low-level RF EMF
90. macro-level industry influences
91. mean sea level
92. medium level of security
93. module level power electronics (MLPE)
94. module-level power electronics (MLPE)
95. multi level perspective
96. multi-level governance
97. multi-level inverter
98. multi-level leadership
99. multi-level modeling
100. multi-level perspective
101. multi-level perspective of sustainability transitions
102. multi-level selection and processing environment
103. noise level
104. operational level (OL)
105. Price level
106. Process/Product Sigma Performance Level (PSPL)
107. PV module level power electronics
108. Register Transfer Level - RTL
109. register transfer level modeling decision diagams
110. register-transfer level
111. Register-Transfer Level (RTL)
112. relative sea level
113. relative sea level changes
114. relative sea-level change
115. RH level
116. school-level policies
117. sea level
118. sea level forecasting
119. sea level prediction
120. sea level reconstruction
121. sea level rise
122. sea level series
123. sea level trend
124. sea level: variations and mean
125. sea-level
126. sea-level changes
127. sea-level equation
128. Sea-level indicator
129. sea-level prediction
130. sea-level rise
131. sea-level trend
132. Security Level Evaluation
133. service-level agreements
134. seven-level multilevel
135. Sigma performance level
136. skin conductance level
137. software level TMR
138. software security level
139. steel-level bureaucracy
140. strategic level decision makers
141. sufficient level of security
142. system level
143. system level hazards
144. system level simulation
145. system level test
146. system planning level
147. system-level evaluation
148. task-level uninterrupted presence
149. three-level
150. three-level converter
151. three-level inverter
152. three-level neutral-point-clamped inverter
153. three-level NPC inverter
154. three-level T-type
155. three-level T-type inverter
156. three-level T-type quasi-impedance-source inverter (3L-T-type qZSI)
157. three-level voltage inverter
158. Tool Confidence Level
159. top-level domain
160. transaction-level modeling
161. treatment level
162. two-level inverter
163. undergraduate level
164. university level informatics education
165. water level
166. water level fluctuation
167. water level measurements
168. water level reconstruction
169. water-level changes
170. voltage level
171. voltage level optimisation
172. 3-level T-type inverter

1. Safety Gate

vaste

reasta

Otsing
Valikud 0

ilmumisaasta

autor

TTÜ struktuuriüksus

märksõna

seeria-sari

tema kohta

võtmesõna

TalTech Raamatukogu

Akadeemia tee 1

13519

TalTech koduleht TalTech Raamatukogu koduleht Digikogu Digiteek Teadusandmed

6203551

data@taltech.ee

TalTech Raamatukogu