Searching - TalTech Research Portal

display

sort

51

book article

Java technology based training system for teaching digital design and testDevadze, Sergei; Jutman, Artur; Sudnitsõn, Aleksander; Ubar, Raimund-Johannes; Wuttke, Heinz-DietrichBEC 2002 : proceedings of the 8th Biennial Baltic Electronics Conference : October 6-9, 2002, Tallinn, Estonia2002 / p. 283-286 : ill

book article

52

journal article

Learning digital test and diagnostics via internetUbar, Raimund-Johannes; Jutman, Artur; Kruus, Margus; Orasson, Elmet; Devadze, Sergei; Wuttke, Heinz-DietrichInternational journal of online engineering2007 / 1, [9] p. : ill https://www.db-thueringen.de/servlets/MCRFileNodeServlet/dbt_derivate_00032681/iJOE_1681-1221_03_2007_1_361.pdf

journal article

53

journal article

Learning digital test and diagnostics via internet [Electronic resource]Ubar, Raimund-Johannes; Jutman, Artur; Kruus, Margus; Orasson, Elmet; Devadze, Sergei; Wuttke, Heinz-DietrichInternational journal of computing & information sciences2006 / 2, p. 86-96 : ill

journal article

54

book article EST / book article ENG

Marginal PCB assembly defect detection on DDR3/4 memory busOdintsov, Sergei; Jutman, Artur; Devadze, Sergei2017 IEEE International Test Conference (ITC 2017) : Forth Worth, Texas, USA, 31 October - 2 November 20172017 / p. 238-247 : ill https://doi.org/10.1109/TEST.2017.8242070 Conference proceedings at Scopus Article at Scopus Article at WOS

book article EST / book article ENG

55

book article

Microprocessor modeling for board level test access automationDevadze, Sergei; Jutman, Artur; Tšertov, Anton; Ubar, Raimund-JohannesProceedings of 10th IEEE Workshop on RTL and High Level Testing : Hong Kong, November 27-28, 20092009 / ? p

book article

56

book article

Microprocessor-based system test using debug interfaceDevadze, Sergei; Jutman, Artur; Tšertov, Anton; Instenberg, Martin; Ubar, Raimund-Johannes26th Norchip Conference : Tallinn, Estonia, 17-18 November 2008 : formal proceedings2008 / p. 98-101 : ill http://dx.doi.org/10.1109/NORCHP.2008.4738291

book article

57

book article

On coverage of timing related faults at board levelJutman, Artur; Aleksejev, Igor; Devadze, Sergei2016 21st IEEE European Test Symposium (ETS) : May 23rd-26th 2016, Amsterdam, The Netherlands : proceedings2016 / [2] p. : ill https://doi.org/10.1109/ETS.2016.7519295

book article

58

book article

On in-system programming of non-volatile memoriesTšertov, Anton; Devadze, Sergei; Jutman, Artur; Jasnetski, ArtjomProceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems : MIXDES 2013, Gdynia, Poland, June 20-22, 20132013 / p. 408-413 : ill

book article

59

journal article

On in-system programming of non-volatile memoriesTšertov, Anton; Devadze, Sergei; Jutman, Artur; Jasnetski, ArtjomInternational journal of microelectronics and computer science2013 / p. 72-78 : ill

journal article

60

book article

On-chip sensors data collection and analysis for SoC health managementShibin, Konstantin; Jenihhin, Maksim; Jutman, Artur; Devadze, Sergei; Tsertov, Anton2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)2023 / 6 p https://doi.org/10.1109/DFT59622.2023.10313562

book article

61

book article

On-line fault classification and handling in IEEE1687 based fault management system for complex SoCsShibin, Konstantin; Devadze, Sergei; Jutman, ArturLATS 2016 : 17th IEEE Latin-American Test Symposium, Foz do Iguacu, Brazil, 6th-9th April 20162016 / p. 69-74 : ill https://doi.org/10.1109/LATW.2016.7483342

book article

62

journal article

Open-source JTAG simulator bundle for labsShibin, Konstantin; Devadze, Sergei; Rosin, Vjatšeslav; Jutman, Artur; Ubar, Raimund-JohannesInternational journal of electronics and telecommunications2012 / p. 233-239 : ill https://journals.pan.pl/Content/87192/PDF/32.pdf

journal article

63

journal article EST / journal article ENG

Optimization of boundary scan tests using FPGA-based efficient scan architecturesAleksejev, Igor; Devadze, Sergei; Jutman, Artur; Shibin, KonstantinJournal of electronic testing : theory and applications (JETTA)2016 / p. 245-255 : ill https://doi.org/10.1007/s10836-016-5588-y Journal metrics at Scopus Article at Scopus Journal metrics at WOS Article at WOS

journal article EST / journal article ENG

64

book article

Parallel critical path tracing fault simulation in sequential circuitsKõusaar, Jaak; Ubar, Raimund-Johannes; Kostin, Sergei; Devadze, Sergei; Raik, JaanProceedings of 25th International Conference MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS : MIXDES 2018 : Gdynia, Poland, June 21–23, 20182018 / p. 305-310 : ill https://doi.org/10.23919/MIXDES.2018.8436880

book article

65

book article

Parallel exact critical path tracing fault simulation with reduced memory requirementsDevadze, Sergei; Ubar, Raimund-Johannes; Raik, Jaan; Jutman, Artur4th International Conference on Design and Technology of Integrated Systems in Nanoscal Era : DTIS'09 : Cairo, Egypt, April 6-9, 20092009 / p. 155-160 : ill https://ieeexplore.ieee.org/document/4938046

book article

66

book article

Parallel fault analysis on structurally synthesized BDDsDevadze, Sergei; Ubar, Raimund-JohannesInfo- ja kommunikatsioonitehnoloogia doktorikooli IKTDK teise aastakonverentsi artiklite kogumik : 11.-12. mai 2007, Viinistu kunstimuuseum2007 / lk. 47-50 : ill

book article

67

book article

Parallel fault backtracing for calculation of fault coverageUbar, Raimund-Johannes; Devadze, Sergei; Raik, Jaan; Jutman, Artur43rd International Conference on Microelectronics, Devices and Materials and the Workshop on Electronic Testing : September 12. - September 14.2007, Bled, Slovenia : MIDEM conference 2007 proceedings2007 / p. 165-170 : ill

book article

68

book article

Parallel fault backtracing for calculation of fault coverageUbar, Raimund-Johannes; Devadze, Sergei; Raik, Jaan; Jutman, ArturProceedings of the ASP-DAC 2008 : [13th] Asia and South Pacific Design Automation Conference 2008 : January 21-24, 2008, COEX, Seoul, Korea2008 / p. 667-672 : ill https://www.researchgate.net/publication/221153650_Parallel_fault_backtracing_for_calculation_of_fault_coverage

book article

69

book article

Parallel X-fault simulation with critical path tracing technique [Electronic resource]Ubar, Raimund-Johannes; Devadze, Sergei; Raik, Jaan; Jutman, ArturDATE 10 : Design, Automation & Test in Europe : Dresden, Germany, 8-12 March, 20102010 / p. 879-884 [CD-ROM] https://www.researchgate.net/publication/221341788_Parallel_X-fault_simulation_with_critical_path_tracing_technique

book article

70

book article

Reliable health monitoring and fault management infrastructure based on embedded instrumentation and IEEE 1687Jutman, Artur; Shibin, Konstantin; Devadze, SergeiIEEE AUTOTESTCON 2016 : Anaheim, California, USA, September 12-15, 2016 : proceedings2016 / p. 240-249 : ill https://doi.org/10.1109/AUTEST.2016.7589605

book article

71

book article

Run-time reconfigurable instruments for advanced board-level testingAleksejev, Igor; Jutman, Artur; Devadze, SergeiIEEE AUTOTESTCON 2016 : Anaheim, California, USA, September 12-15, 2016 : proceedings2016 / p. 385-392 : ill https://doi.org/10.1109/AUTEST.2016.7589627

book article

72

journal article

Run-time reconfigurable instruments for advanced board-level testingAleksejev, Igor; Jutman, Artur; Devadze, SergeiIEEE instrumentation & measurement magazine2017 / p. 23-30 : ill https://doi.org/10.1109/MIM.2017.8006390

journal article

73

book article

SoC and board modeling for processor-centric board testingTšertov, Anton; Ubar, Raimund-Johannes; Jutman, Artur; Devadze, Sergei14th Euromicro Conference on Digital System Design : Architectures, Methods and Tools : DSD 2011 : 31 August - 2 September 2011, Oulu, Finland : proceedings2011 / p. 575-582 : ill https://ieeexplore.ieee.org/document/6037463

book article

74

book article

Software environment for synthesis of testable FSM through decompositionDevadze, Sergei; Sudnitsõn, Aleksander2008 26th International Conference on Microelectronics (MIEL 2008) : proceedings2008 / p. 433-436 https://ieeexplore.ieee.org/document/4559314

book article

75

book article

Structurally synthesized multiple input BDDs for speeding up logic-level simulation of digital circuitsMironov, Dmitri; Ubar, Raimund-Johannes; Devadze, Sergei; Raik, Jaan; Jutman, Artur13th Euromicro Conference on Digital System Design : Architectures, Methods and Tools : DSD 2010 : Lille, France, 1-3 September 2010 : proceedings2010 / p. 658-663 : ill

book article

Devadze, Sergei (author)

types of item

author 81

CV 46

name of the person 15