Searching - TalTech Research Portal

Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles

Research Groups

Help and information

Searching

fault coverage (keyword)

—

—

—

—

Add criteria Advanced search filter

Clear

types of item

book ..

journal article ..

newspaper article ..

book article ..

dissertation ..

Open Access ..

Scientific publications ..

year

year of publication

Loading..

Loading..

TalTech department

Loading..

Loading..

Loading..

name of the person

Loading..

Loading..

Clear

Number of records 4
Look more.. (1/111)
Export

export all inquiry results (4)
Save TXT fail

print
Open for editing with marked entries my bookmarks

display

sort
1

book article

Extended checkers for control part of routers in network-on-chipsHariharan, Ranganathan; Niazmand, Behrad; Hollstein, Thomas; Raik, Jaan; Jervan, GertMEDIAN 2015 : the 4th Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale : March 13, 2015, Grenoble, France2015 / p. 36-39 : ill

book article
2

book article

Gate-level graph representation learning : a step towards the improved stuck-at faults analysisBalakrishnan, Aneesh; Alexandrescu, Dan; Jenihhin, Maksim; Lange, Thomas; Glorieux, MaximilienProceedings of the Twenty Second International Symposium on Quality Electronic Design (ISQED) : Santa Clara, USA, 7-9 April 20212021 / p. 24-30 https://doi.org/10.1109/ISQED51717.2021.9424256

book article
Related publications 1
- A synthetic, hierarchical approach for modelling and managing complex systems' quality and reliability = Sünteetiline, hierarhiline lähenemine keerukate süsteemide kvaliteedi ja töökindluse modelleerimiseks ja haldamiseks
3

book article

A hierarchical approach for devising area efficient concurrent online checkersNiazmand, Behrad; Azad, Siavoosh Payandeh; Ghasempouri, Tara; Raik, Jaan; Jervan, GertProceedings 2nd IEEE International Test Conference in Asia : ITC-Asia 2018, 15-17 August 2018, Harbin, China2018 / p. 139-144 : ill https://doi.org/10.1109/ITC-Asia.2018.00034

book article
4

book article

Mixed-level identification of fault redundancy in microprocessorsOyeniran, Adeboye Stephen; Ubar, Raimund-Johannes; Jenihhin, Maksim; Gürsoy, Cemil Cem; Raik, JaanLATS 2019 : 20th IEEE Latin American Test Symposium : Santiago, Chile, March 11th - 13th 20192019 / 6 p. : ill https://doi.org/10.1109/LATW.2019.8704591

book article

Number of records 4, displaying 1 - 4

1. fault coverage
2. high-level fault coverage
3. code coverage
4. code-coverage
5. conceptual coverage
6. coverage
7. coverage factor
8. diagnostic coverage
9. gaps in coverage
10. insurance coverage
11. NB-IoT coverage
12. Security Coverage
13. stress coverage
14. test coverage
15. 5G coverage
16. AI-based fault detection
17. asynchronous fault detection
18. automatic fault diagnosis
19. bearing fault diagnosis
20. bi-directional fault monitoring devices
21. conditional fault collapsing
22. control fault models
23. critical path fault tracing
24. cross-layer fault tolerance
25. cross-layered fault management
26. extended fault class
27. fault currents
28. fault analysis
29. fault analysis model
30. fault classification
31. fault classification
32. fault collapsing
33. fault compensation
34. fault current and voltage measurements
35. Fault current limite
36. fault current limiter
37. fault detection
38. fault detection and classification
39. fault detection and diagnoses
40. fault detection and diagnosis
41. fault detection and diagnostics (FDD)
42. fault diagnosis
43. fault diagnostic
44. fault diagnostic resolution
45. fault diagnostics
46. fault dignosis
47. fault effects
48. fault emulation
49. fault equivalence and dominance
50. fault handling
51. fault handling strategy
52. fault indicator
53. fault injection
54. Fault Injection Simulation
55. fault Interruption
56. fault localization
57. fault location
58. fault management
59. fault masking
60. fault modeling
61. fault models
62. fault monitoring
63. fault prediction
64. fault protection
65. fault redundancy
66. fault resilience
67. fault ride through
68. Fault ride through enhancement
69. fault signal
70. fault simulastion
71. fault simulation
72. fault simulation with critical path tracing
73. fault tolerance
74. fault tolerant
75. fault tolerant control
76. fault tolerant operation
77. fault tolerant router design
78. fault tolerant systems
79. fault tree analysis
80. fault-injection attack
81. fault-plane solution
82. fault-resilience
83. fault-resistant
84. fault-ride-through (FRT)
85. fault-tolerance
86. fault-tolerant
87. Fault-tolerant (FT) converters
88. fault-tolerant control
89. fault-tolerant converter
90. functional fault model
91. high-level control fault model
92. high-level fault model
93. high-level fault simulation
94. high-level functional fault model
95. hybrid fault detection
96. Katun fault
97. low-level fault redundancy
98. no fault found
99. No-Fault-Found
100. open circuit fault
101. Parallel Fault Simulation with Critical Path Backtracing
102. parallel fault-simulation
103. photovoltaic fault detection algorithms
104. PV fault classification
105. short circuit fault
106. spectrum-based fault localization
107. stacking fault
108. stuck-at fault model
109. test generation and fault diagnosis
110. transient fault mitigation
111. transmission lines fault

match

sort

Otsing
Valikud 0

year of publication

author

TalTech department

subject term

series

name of the person

keyword

TalTech Library

Akadeemia tee 1

13519

TalTech homepage TalTech Library homepage Digital Collection of TalTech Library Digiteek Repository

6203551

data@taltech.ee

TalTech Raamatukogu