Toggle navigation
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles
Intranet
Databases
Publications
Searching
My bookmarks
0
High-level test generation for processing elements in many-core systems (title)
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
All fields
Source search
Author search
Subject term search
Title search
starts with
containes
exact match
—
Add criteria
Advanced search
filter
Clear
×
types of item
book
..
journal article
..
newspaper article
..
book article
..
dissertation
..
Open Access
..
Scientific publications
..
year
year of publication
Loading..
author
Loading..
TalTech department
Loading..
subject term
Loading..
series
Loading..
name of the person
Loading..
keyword
Loading..
Clear
Number of records
1
Look more..
(1/48)
Export
export all inquiry results
(1)
Save TXT fail
print
Open for editing with marked entries
my bookmarks
display
Bibliographic view
Short view
sort
author ascending
author descending
year of publication ascending
year of publication descending
title ascending
title descending
1
book article
High-level test generation for processing elements in many-core systems
Oyeniran, Adeboye Stephen
;
Ubar, Raimund-Johannes
;
Azad, Siavoosh Payandeh
;
Raik, Jaan
12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC2017), July 12-14, 2017, Madrid, Spain : proceedings
2017
/
8 p. : ill
http://dx.doi.org/10.1109/ReCoSoC.2017.8016156
book article
Number of records 1, displaying
1 - 1
keyword
48
1.
high-level test data generation
2.
behaviour level test generation
3.
Hierarchical Multi-level Test Generation
4.
high-level synthesis for test
5.
high-performance computing systems, Information processing
6.
High-level Decision Diagrams for Modeling Digital Systems
7.
logic level and high level BDDs
8.
extreme penetration level of non synchronous generation
9.
adaptive test strategy generation
10.
automated test pattern generation
11.
automatic test case generation
12.
automatic test pattern generation
13.
automatic test program generation
14.
functional test generation
15.
highlevel test generation
16.
implementation-independent test generation
17.
offline test generation
18.
provably correct test generation
19.
test generation
20.
test generation and fault diagnosis
21.
Test Group Generation for Detecting Multiple Faults
22.
test program generation
23.
multi-level selection and processing environment
24.
high-pressure processing
25.
system level test
26.
high level DD (HLDD)
27.
high level of security
28.
high level synthesis
29.
high-level control fault model
30.
high-level control faults
31.
high-level decision diagram
32.
high-level decision diagrams
33.
high-level decision diagrams (HLDD) synthesis
34.
high-level expert group on AI
35.
high-level fault coverage
36.
high-level fault model
37.
high-level fault simulation
38.
high-level functional fault model
39.
high-level synthesis
40.
High-Level Synthesis (HLS)
41.
high-speed serial link test
42.
distributed generation systems
43.
Cross-level Modeling of Faults in Digital Systems
44.
parallel processing systems
45.
teaching design and test of systems
46.
high-performance computer systems
47.
high-performance computing systems
48.
High-Performance Work Systems
×
match
starts with
ends with
containes
sort
Relevance
ascending
descending
year of publication
author
TalTech department
subject term
series
name of the person
keyword
Otsing
Valikud
0
year of publication
AND
OR
NOT
author
AND
OR
NOT
TalTech department
AND
OR
NOT
subject term
AND
OR
NOT
series
AND
OR
NOT
name of the person
AND
OR
NOT
keyword
AND
OR
NOT