Searching - TalTech Research Portal

Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles

Research Groups

Help and information

Searching

fault masking (keyword)

—

—

—

—

Add criteria Advanced search filter

Clear

types of item

book ..

journal article ..

newspaper article ..

book article ..

dissertation ..

Open Access ..

Scientific publications ..

year

year of publication

Loading..

Loading..

TalTech department

Loading..

Loading..

Loading..

name of the person

Loading..

Loading..

Clear

Number of records 5
Look more.. (1/104)
Export

export all inquiry results (5)
Save TXT fail

print
Open for editing with marked entries my bookmarks

display

sort
1

book article

How to prove that a circuit is fault-free?Ubar, Raimund-Johannes; Kostin, Sergei; Raik, JaanProceedings : 15th Euromicro Conference on Digital System Design DSD 2012 : 5-8 September 2012, Cesme, Izmir, Turkey2012 / p. 427-430 : ill https://www.researchgate.net/publication/262271409_How_to_Prove_that_a_Circuit_is_Fault-Free

book article
2

book article

Multiple control fault testing in digital systems with high-level decision diagramsUbar, Raimund-Johannes; Oyeniran, Adeboye Stephen2016 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR) : THETA 20th edition : 19th-21st May, Cluj-Napoca, Romania : proceedings2016 / [6] p. : ill http://dx.doi.org/10.1109/AQTR.2016.7501287

book article
3

book article

Multiple fault testing in systems-on-chip with high-level decision diagramsUbar, Raimund-Johannes; Oyeniran, Adeboye Stephen; Schölzel, Mario; Vierhaus, Heinrich TheodorProceedings of 2015 10th International Design & Test Symposium (IDT) : Dead Sea, Jordan, 14-16 December 20152015 / p. 66-71 : ill http://dx.doi.org/10.1109/IDT.2015.7396738

book article
4

book article

Multiple stuck-at-fault detection theoremUbar, Raimund-Johannes; Kostin, Sergei; Raik, JaanProceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) : April 18-20, 2012 Tallinn, Estonia2012 / p. 236-241 : ill

book article
5

book article

Synthesis of multiple fault oriented test groups from single fault test sets [Electronic resource]Ubar, Raimund-Johannes; Kostin, Sergei; Raik, Jaan2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) : 26-28 March 2013, Abu Dhabi, UAE2013 / p. 36-41 : ill [CD-ROM]

book article

Number of records 5, displaying 1 - 5

1. fault masking
2. Avoiding Mutual Masking of Multiple Faults
3. auditory masking
4. masking
5. military masking colour
6. AI-based fault detection
7. asynchronous fault detection
8. automatic fault diagnosis
9. bearing fault diagnosis
10. bi-directional fault monitoring devices
11. conditional fault collapsing
12. control fault models
13. critical path fault tracing
14. cross-layer fault tolerance
15. cross-layered fault management
16. extended fault class
17. fault currents
18. fault analysis
19. fault analysis model
20. fault classification
21. fault classification
22. fault collapsing
23. fault compensation
24. fault coverage
25. fault current and voltage measurements
26. Fault current limite
27. fault current limiter
28. fault detection
29. fault detection and classification
30. fault detection and diagnoses
31. fault detection and diagnosis
32. fault detection and diagnostics (FDD)
33. fault diagnosis
34. fault diagnostic
35. fault diagnostic resolution
36. fault diagnostics
37. fault dignosis
38. fault effects
39. fault emulation
40. fault equivalence and dominance
41. fault handling
42. fault handling strategy
43. fault indicator
44. fault injection
45. Fault Injection Simulation
46. fault Interruption
47. fault localization
48. fault location
49. fault management
50. fault modeling
51. fault models
52. fault monitoring
53. fault prediction
54. fault protection
55. fault redundancy
56. fault resilience
57. fault ride through
58. Fault ride through enhancement
59. fault seeding
60. fault signal
61. fault simulastion
62. fault simulation
63. fault simulation with critical path tracing
64. fault tolerance
65. fault tolerant
66. fault tolerant computer systems
67. fault tolerant control
68. fault tolerant operation
69. fault tolerant router design
70. fault tolerant systems
71. fault tree analysis
72. fault-injection attack
73. fault-plane solution
74. fault-resilience
75. fault-resistant
76. fault-ride-through (FRT)
77. fault-tolerance
78. fault-tolerant
79. Fault-tolerant (FT) converters
80. fault-tolerant control
81. fault-tolerant converter
82. functional fault model
83. high-level control fault model
84. high-level fault coverage
85. high-level fault model
86. high-level fault simulation
87. high-level functional fault model
88. hybrid fault detection
89. Katun fault
90. low-level fault redundancy
91. no fault found
92. No-Fault-Found
93. open circuit fault
94. Parallel Fault Simulation with Critical Path Backtracing
95. parallel fault-simulation
96. photovoltaic fault detection algorithms
97. PV fault classification
98. short circuit fault
99. spectrum-based fault localization
100. stacking fault
101. stuck-at fault model
102. test generation and fault diagnosis
103. transient fault mitigation
104. transmission lines fault

match

sort

Otsing
Valikud 0

year of publication

author

TalTech department

subject term

series

name of the person

keyword

TalTech Library

Akadeemia tee 1

13519

TalTech homepage TalTech Library homepage Digital Collection of TalTech Library Digiteek Repository

6203551

data@taltech.ee

TalTech Raamatukogu