Searching - TalTech Research Portal

Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles

Research Groups

Help and information

Searching

gate-level analysis (keyword)

—

—

—

—

Add criteria Advanced search filter

Clear

types of item

book ..

journal article ..

newspaper article ..

book article ..

dissertation ..

Open Access ..

Scientific publication ..

year

year of publication

Loading..

Loading..

TTÜ department

Loading..

Loading..

Loading..

name of the person

Loading..

Loading..

Clear

Number of records 3
Look more.. (1/141)
Export

export all inquiry results (3)
Save TXT fail

Save PDF fail

print
Open for editing with marked entries my bookmarks

display

sort
1

journal article EST / journal article ENG

Fast identification of true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan; Jürimägi, LembitMicroelectronics reliability2018 / p. 252-261 : ill https://doi.org/10.1016/j.microrel.2017.11.027 Journal metrics at Scopus Article at Scopus Journal metrics at WOS Article at WOS

journal article EST / journal article ENG
2

book article

Hierarchical timing-critical paths analysis in sequential circuitsJürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Kostin, Sergei2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018) : 2 – 4 July 2018, Spain2018 / 6 p. : ill https://doi.org/10.1109/PATMOS.2018.8464176

book article
3

book article

A scalable technique to identify true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, JaanProceedings 2017 IEEE 20th International Symposium on Design and Diagnotics of Electronic Circuit & Systems(DDECS) : April 19-21, 2017, Dresden, Germany2017 / p. 152-157 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7934553

book article

Number of records 3, displaying 1 - 3

1. gate-level analysis
2. gate-level circuit abstraction
3. gate-level netlist
4. register transfer and gate level simulation
5. hierarchical two-level analysis
6. system-level analysis
7. logic level and high level BDDs
8. Field Programmable Gate Array (FPGA)
9. field programmable gate arrays
10. field-programmable gate array
11. Field-Programmable Gate Array (FPGA)
12. field-programmable gate arrays
13. field-programmable gate arrays (FPGA)
14. FPGA (field-programmable gate array)
15. GaTe
16. gate and register transfer levels
17. gate delay
18. gate driver
19. Gate Injection Transistor (GIT)
20. Golden gate assembly
21. insulated gate bipolar transistors
22. insulated gate-commutated thyristors
23. NBTI-critical gate
24. Opal Kelly ﬁeld programmable gate array (FPGA)
25. absolute sea level
26. airport level of service
27. arousal level
28. assurance level
29. behaviour level test generation
30. bi-level optimization
31. CO2 level in classrooms
32. CO2 level in classrooms and kindergartens
33. confidence level
34. country-level logistics
35. customer compatibility level
36. deep level
37. deep level traps
38. determination of the CO2 level
39. determining the level of creatine
40. digitalisation level
41. distribution-level phasor measurement units (D-PMUs)
42. exposure level
43. extreme penetration level of non synchronous generation
44. extreme water level
45. graduate level
46. high level DD (HLDD)
47. high level synthesis
48. high-level control fault model
49. high-level control faults
50. high-level decision diagram
51. high-level decision diagrams
52. high-level decision diagrams (HLDD) synthesis
53. high-level expert group on AI
54. high-level fault coverage
55. high-level fault model
56. high-level fault simulation
57. high-level functional fault model
58. high-level synthesis
59. High-Level Synthesis (HLS)
60. high-level synthesis for test
61. high-level test data generation
62. improvement of safety level at enterprises
63. improvement of safety level at SMEs
64. level control
65. level set
66. level(s) methodology
67. level-crossing ADC
68. level-crossing analog-to-digital converters
69. level-crossing analogue-to-digital converters (ADC)
70. logic level
71. lower trophic level models
72. low-level control system transportation
73. low-level fault redundancy
74. low-level radiation
75. Low-level RF EMF
76. macro-level industry influences
77. mean sea level
78. module level power electronics (MLPE)
79. module-level power electronics (MLPE)
80. multi-level governance
81. multi-level inverter
82. multi-level modeling
83. multi-level perspective
84. multi-level perspective of sustainability transitions
85. multi-level selection and processing environment
86. operational level (OL)
87. Price level
88. Process/Product Sigma Performance Level (PSPL)
89. PV module level power electronics
90. Register Transfer Level - RTL
91. register transfer level modeling decision diagams
92. register-transfer level
93. relative sea level
94. relative sea-level change
95. RH level
96. school-level policies
97. sea level
98. sea level rise
99. sea level series
100. sea level trend
101. sea level: variations and mean
102. sea-level
103. sea-level changes
104. sea-level equation
105. Sea-level indicator
106. sea-level prediction
107. sea-level rise
108. sea-level trend
109. service-level agreements
110. seven-level multilevel
111. skin conductance level
112. software level TMR
113. steel-level bureaucracy
114. strategic level decision makers
115. system level hazards
116. system level test
117. system planning level
118. system-level evaluation
119. task-level uninterrupted presence
120. three-level
121. three-level inverter
122. three-level neutral-point-clamped inverter
123. three-level NPC inverter
124. three-level T-type
125. three-level T-type inverter
126. three-level T-type quasi-impedance-source inverter (3L-T-type qZSI)
127. three-level voltage inverter
128. Tool Confidence Level
129. top-level domain
130. transaction-level modeling
131. treatment level
132. two-level inverter
133. undergraduate level
134. water level
135. water level fluctuation
136. water level measurements
137. water level reconstruction
138. water-level changes
139. voltage level
140. voltage level optimisation
141. 3-level T-type inverter

match

sort

Otsing
Valikud 0

year of publication

author

TTÜ department

subject term

series

name of the person

keyword

TalTech Library

Akadeemia tee 1

13519

TalTech homepage TalTech Library homepage Digital Collection of TalTech Library Digiteek Repository

6203551

data@taltech.ee

TalTech Raamatukogu