Searching - TalTech Research Portal

Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles

Research Groups

Help and information

Searching

gate-level analysis (keyword)

—

—

—

—

Add criteria Advanced search filter

Clear

types of item

book ..

journal article ..

newspaper article ..

book article ..

dissertation ..

Open Access ..

Scientific publications ..

year

year of publication

Loading..

Loading..

TalTech department

Loading..

Loading..

Loading..

name of the person

Loading..

Loading..

Clear

Number of records 3
Look more.. (2/172)
Export

export all inquiry results (3)
Save TXT fail

print
Open for editing with marked entries my bookmarks

display

sort
1

journal article EST / journal article ENG

Fast identification of true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan; Jürimägi, LembitMicroelectronics reliability2018 / p. 252-261 : ill https://doi.org/10.1016/j.microrel.2017.11.027 Journal metrics at Scopus Article at Scopus Journal metrics at WOS Article at WOS

journal article EST / journal article ENG
2

book article

Hierarchical timing-critical paths analysis in sequential circuitsJürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Kostin, Sergei2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018) : 2 – 4 July 2018, Spain2018 / 6 p. : ill https://doi.org/10.1109/PATMOS.2018.8464176

book article
3

book article

A scalable technique to identify true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, JaanProceedings 2017 IEEE 20th International Symposium on Design and Diagnotics of Electronic Circuit & Systems(DDECS) : April 19-21, 2017, Dresden, Germany2017 / p. 152-157 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7934553

book article

Number of records 3, displaying 1 - 3

1. gate-level analysis
2. gate-level circuit abstraction
3. gate-level netlist
4. register transfer and gate level simulation
5. hierarchical two-level analysis
6. system-level analysis
7. logic level and high level BDDs
8. Field Programmable Gate Array (FPGA)
9. field programmable gate arrays
10. field-programmable gate array
11. Field-Programmable Gate Array (FPGA)
12. field-programmable gate arrays
13. field-programmable gate arrays (FPGA)
14. FPGA (field-programmable gate array)
15. GaTe
16. gate and register transfer levels
17. gate delay
18. gate driver
19. Gate Injection Transistor (GIT)
20. Golden gate assembly
21. insulated gate bipolar transistors
22. insulated gate-commutated thyristors
23. NBTI-critical gate
24. Opal Kelly ﬁeld programmable gate array (FPGA)
25. absolute sea level
26. airport level of service
27. arousal level
28. assurance level
29. behaviour level test generation
30. bi-level optimization
31. CO2 level in classrooms
32. CO2 level in classrooms and kindergartens
33. confidence level
34. country-level logistics
35. Cross-level Modeling of Faults in Digital Systems
36. customer compatibility level
37. deep level
38. deep level traps
39. determination of the CO2 level
40. determining the level of creatine
41. digitalisation level
42. distribution-level phasor measurement units (D-PMUs)
43. education level
44. exposure level
45. extreme low-water level
46. extreme penetration level of non synchronous generation
47. extreme sea-level prediction
48. extreme water level
49. graduate level
50. Hierarchical Multi-level Test Generation
51. high level DD (HLDD)
52. high level of security
53. high level synthesis
54. high-level control fault model
55. high-level control faults
56. high-level decision diagram
57. high-level decision diagrams
58. high-level decision diagrams (HLDD) synthesis
59. High-level Decision Diagrams for Modeling Digital Systems
60. high-level expert group on AI
61. high-level fault coverage
62. high-level fault model
63. high-level fault simulation
64. high-level functional fault model
65. high-level synthesis
66. High-Level Synthesis (HLS)
67. high-level synthesis for test
68. high-level test data generation
69. improvement of safety level at enterprises
70. improvement of safety level at SMEs
71. initial level of security
72. lake level
73. lake-level fluctuations
74. level control
75. level crossing
76. level ice
77. Level of paranoia
78. level set
79. level(s) methodology
80. level-crossing ADC
81. level-crossing analog-to-digital converters
82. level-crossing analogue-to-digital converters (ADC)
83. logic level
84. lower trophic level models
85. low-level
86. low-level control system transportation
87. low-level fault redundancy
88. low-level radiation
89. Low-level RF EMF
90. macro-level industry influences
91. mean sea level
92. medium level of security
93. module level power electronics (MLPE)
94. module-level power electronics (MLPE)
95. multi-level governance
96. multi-level inverter
97. multi-level leadership
98. multi-level modeling
99. multi-level perspective
100. multi-level perspective of sustainability transitions
101. multi-level selection and processing environment
102. noise level
103. operational level (OL)
104. Price level
105. Process/Product Sigma Performance Level (PSPL)
106. PV module level power electronics
107. Register Transfer Level - RTL
108. register transfer level modeling decision diagams
109. register-transfer level
110. Register-Transfer Level (RTL)
111. relative sea level
112. relative sea level changes
113. relative sea-level change
114. RH level
115. school-level policies
116. sea level
117. sea level forecasting
118. sea level prediction
119. sea level reconstruction
120. sea level rise
121. sea level series
122. sea level trend
123. sea level: variations and mean
124. sea-level
125. sea-level changes
126. sea-level equation
127. Sea-level indicator
128. sea-level prediction
129. sea-level rise
130. sea-level trend
131. Security Level Evaluation
132. service-level agreements
133. seven-level multilevel
134. Sigma performance level
135. skin conductance level
136. software level TMR
137. software security level
138. steel-level bureaucracy
139. strategic level decision makers
140. sufficient level of security
141. system level
142. system level hazards
143. system level simulation
144. system level test
145. system planning level
146. system-level evaluation
147. task-level uninterrupted presence
148. three-level
149. three-level converter
150. three-level inverter
151. three-level neutral-point-clamped inverter
152. three-level NPC inverter
153. three-level T-type
154. three-level T-type inverter
155. three-level T-type quasi-impedance-source inverter (3L-T-type qZSI)
156. three-level voltage inverter
157. Tool Confidence Level
158. top-level domain
159. transaction-level modeling
160. treatment level
161. two-level inverter
162. undergraduate level
163. university level informatics education
164. water level
165. water level fluctuation
166. water level measurements
167. water level reconstruction
168. water-level changes
169. voltage level
170. voltage level optimisation
171. 3-level T-type inverter

1. Safety Gate

match

sort

Otsing
Valikud 0

year of publication

author

TalTech department

subject term

series

name of the person

keyword

TalTech Library

Akadeemia tee 1

13519

TalTech homepage TalTech Library homepage Digital Collection of TalTech Library Digiteek Repository

6203551

data@taltech.ee

TalTech Raamatukogu