Searching - TalTech Research Portal

Publications
Profiles
Research Groups
Indexes
Help and information
Eesti keeles

Research Groups

Help and information

Advanced search

gate-level analysis (keyword)

—

—

Add criteria Simple search filter

Clear

types of item

book ..

journal article ..

newspaper article ..

book article ..

dissertation ..

Open Access ..

Scientific publications ..

year

year of publication

Loading..

Loading..

TalTech department

Loading..

Loading..

Loading..

name of the person

Loading..

Loading..

Clear

Number of records 3
Look more.. (2/157)
Export

export all inquiry results (3)
Save TXT fail

Save PDF fail

print
Open for editing with marked entries my bookmarks

display

sort
1

journal article EST / journal article ENG

Fast identification of true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan; Jürimägi, LembitMicroelectronics reliability2018 / p. 252-261 : ill https://doi.org/10.1016/j.microrel.2017.11.027 Journal metrics at Scopus Article at Scopus Journal metrics at WOS Article at WOS

journal article EST / journal article ENG
2

book article

Hierarchical timing-critical paths analysis in sequential circuitsJürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Kostin, Sergei2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018) : 2 – 4 July 2018, Spain2018 / 6 p. : ill https://doi.org/10.1109/PATMOS.2018.8464176

book article
3

book article

A scalable technique to identify true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, JaanProceedings 2017 IEEE 20th International Symposium on Design and Diagnotics of Electronic Circuit & Systems(DDECS) : April 19-21, 2017, Dresden, Germany2017 / p. 152-157 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7934553

book article

Number of records 3, displaying 1 - 3

1. gate-level analysis
2. gate-level circuit abstraction
3. gate-level netlist
4. register transfer and gate level simulation
5. hierarchical two-level analysis
6. system-level analysis
7. logic level and high level BDDs
8. Field Programmable Gate Array (FPGA)
9. field programmable gate arrays
10. field-programmable gate array
11. Field-Programmable Gate Array (FPGA)
12. field-programmable gate arrays
13. field-programmable gate arrays (FPGA)
14. FPGA (field-programmable gate array)
15. GaTe
16. gate and register transfer levels
17. gate delay
18. gate driver
19. Gate Injection Transistor (GIT)
20. Golden gate assembly
21. insulated gate bipolar transistors
22. insulated gate-commutated thyristors
23. NBTI-critical gate
24. Opal Kelly ﬁeld programmable gate array (FPGA)
25. absolute sea level
26. airport level of service
27. arousal level
28. assurance level
29. behaviour level test generation
30. bi-level optimization
31. CO2 level in classrooms
32. CO2 level in classrooms and kindergartens
33. confidence level
34. country-level logistics
35. Cross-level Modeling of Faults in Digital Systems
36. customer compatibility level
37. deep level
38. deep level traps
39. determination of the CO2 level
40. determining the level of creatine
41. digitalisation level
42. distribution-level phasor measurement units (D-PMUs)
43. education level
44. exposure level
45. extreme penetration level of non synchronous generation
46. extreme water level
47. graduate level
48. Hierarchical Multi-level Test Generation
49. high level DD (HLDD)
50. high level synthesis
51. high-level control fault model
52. high-level control faults
53. high-level decision diagram
54. high-level decision diagrams
55. high-level decision diagrams (HLDD) synthesis
56. High-level Decision Diagrams for Modeling Digital Systems
57. high-level expert group on AI
58. high-level fault coverage
59. high-level fault model
60. high-level fault simulation
61. high-level functional fault model
62. high-level synthesis
63. High-Level Synthesis (HLS)
64. high-level synthesis for test
65. high-level test data generation
66. improvement of safety level at enterprises
67. improvement of safety level at SMEs
68. lake level
69. level control
70. level crossing
71. Level of paranoia
72. level set
73. level(s) methodology
74. level-crossing ADC
75. level-crossing analog-to-digital converters
76. level-crossing analogue-to-digital converters (ADC)
77. logic level
78. lower trophic level models
79. low-level control system transportation
80. low-level fault redundancy
81. low-level radiation
82. Low-level RF EMF
83. macro-level industry influences
84. mean sea level
85. module level power electronics (MLPE)
86. module-level power electronics (MLPE)
87. multi-level governance
88. multi-level inverter
89. multi-level leadership
90. multi-level modeling
91. multi-level perspective
92. multi-level perspective of sustainability transitions
93. multi-level selection and processing environment
94. operational level (OL)
95. Price level
96. Process/Product Sigma Performance Level (PSPL)
97. PV module level power electronics
98. Register Transfer Level - RTL
99. register transfer level modeling decision diagams
100. register-transfer level
101. relative sea level
102. relative sea level changes
103. relative sea-level change
104. RH level
105. school-level policies
106. sea level
107. sea level forecasting
108. sea level prediction
109. sea level rise
110. sea level series
111. sea level trend
112. sea level: variations and mean
113. sea-level
114. sea-level changes
115. sea-level equation
116. Sea-level indicator
117. sea-level prediction
118. sea-level rise
119. sea-level trend
120. service-level agreements
121. seven-level multilevel
122. Sigma performance level
123. skin conductance level
124. software level TMR
125. steel-level bureaucracy
126. strategic level decision makers
127. system level
128. system level hazards
129. system level test
130. system planning level
131. system-level evaluation
132. task-level uninterrupted presence
133. three-level
134. three-level converter
135. three-level inverter
136. three-level neutral-point-clamped inverter
137. three-level NPC inverter
138. three-level T-type
139. three-level T-type inverter
140. three-level T-type quasi-impedance-source inverter (3L-T-type qZSI)
141. three-level voltage inverter
142. Tool Confidence Level
143. top-level domain
144. transaction-level modeling
145. treatment level
146. two-level inverter
147. undergraduate level
148. university level informatics education
149. water level
150. water level fluctuation
151. water level measurements
152. water level reconstruction
153. water-level changes
154. voltage level
155. voltage level optimisation
156. 3-level T-type inverter

1. Safety Gate

match

sort

Otsing
Valikud 0

year of publication

author

TalTech department

subject term

series

name of the person

keyword

TalTech Library

Akadeemia tee 1

13519

TalTech homepage TalTech Library homepage Digital Collection of TalTech Library Digiteek Repository

6203551

data@taltech.ee

TalTech Raamatukogu