Otsing - TalTech teadusportaal

Publikatsioonid
Profiilid
Uurimisrühmad
Registrid
Abi ja info
Switch to English

Publikatsioonid

Publikatsioonid

Liitotsing

Valitud kirjed 0

gate-level analysis (võtmesõna)

—

—

Lisa tingimus Lihtotsing filter

Tühista

teaviku laadid

raamat ..

artikkel ajakirjas ..

artikkel ajalehes ..

artikkel kogumikus ..

dissertatsioon ..

Open Access ..

Teaduspublikatsioon ..

aasta

Toon andmeid..

Toon andmeid..

TTÜ struktuuriüksus

Toon andmeid..

Toon andmeid..

Toon andmeid..

Toon andmeid..

Toon andmeid..

Tühista

Kirjeid leitud 3
Vaata veel.. (2/166)
Ekspordi

ekspordi kõik päringu tulemused (3)
Salvesta TXT fail

prindi
Märgitud kirjetega toimetamiseks ava valitud kirjed

kuva

reasta
1

artikkel ajakirjas EST / artikkel ajakirjas ENG

Fast identification of true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, Jaan; Jürimägi, LembitMicroelectronics reliability2018 / p. 252-261 : ill https://doi.org/10.1016/j.microrel.2017.11.027 Journal metrics at Scopus Article at Scopus Journal metrics at WOS Article at WOS

artikkel ajakirjas EST / artikkel ajakirjas ENG
2

artikkel kogumikus

Hierarchical timing-critical paths analysis in sequential circuitsJürimägi, Lembit; Ubar, Raimund-Johannes; Jenihhin, Maksim; Raik, Jaan; Devadze, Sergei; Kostin, Sergei2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018) : 2 – 4 July 2018, Spain2018 / 6 p. : ill https://doi.org/10.1109/PATMOS.2018.8464176

artikkel kogumikus
3

artikkel kogumikus

A scalable technique to identify true critical paths in sequential circuitsUbar, Raimund-Johannes; Kostin, Sergei; Jenihhin, Maksim; Raik, JaanProceedings 2017 IEEE 20th International Symposium on Design and Diagnotics of Electronic Circuit & Systems(DDECS) : April 19-21, 2017, Dresden, Germany2017 / p. 152-157 : ill https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7934553

artikkel kogumikus

Kirjeid leitud 3, kuvan 1 - 3

1. gate-level analysis
2. gate-level circuit abstraction
3. gate-level netlist
4. register transfer and gate level simulation
5. hierarchical two-level analysis
6. system-level analysis
7. logic level and high level BDDs
8. Field Programmable Gate Array (FPGA)
9. field programmable gate arrays
10. field-programmable gate array
11. Field-Programmable Gate Array (FPGA)
12. field-programmable gate arrays
13. field-programmable gate arrays (FPGA)
14. FPGA (field-programmable gate array)
15. GaTe
16. gate and register transfer levels
17. gate delay
18. gate driver
19. Gate Injection Transistor (GIT)
20. Golden gate assembly
21. insulated gate bipolar transistors
22. insulated gate-commutated thyristors
23. NBTI-critical gate
24. Opal Kelly ﬁeld programmable gate array (FPGA)
25. absolute sea level
26. airport level of service
27. arousal level
28. assurance level
29. behaviour level test generation
30. bi-level optimization
31. CO2 level in classrooms
32. CO2 level in classrooms and kindergartens
33. confidence level
34. country-level logistics
35. Cross-level Modeling of Faults in Digital Systems
36. customer compatibility level
37. deep level
38. deep level traps
39. determination of the CO2 level
40. determining the level of creatine
41. digitalisation level
42. distribution-level phasor measurement units (D-PMUs)
43. education level
44. exposure level
45. extreme penetration level of non synchronous generation
46. extreme sea-level prediction
47. extreme water level
48. graduate level
49. Hierarchical Multi-level Test Generation
50. high level DD (HLDD)
51. high level of security
52. high level synthesis
53. high-level control fault model
54. high-level control faults
55. high-level decision diagram
56. high-level decision diagrams
57. high-level decision diagrams (HLDD) synthesis
58. High-level Decision Diagrams for Modeling Digital Systems
59. high-level expert group on AI
60. high-level fault coverage
61. high-level fault model
62. high-level fault simulation
63. high-level functional fault model
64. high-level synthesis
65. High-Level Synthesis (HLS)
66. high-level synthesis for test
67. high-level test data generation
68. improvement of safety level at enterprises
69. improvement of safety level at SMEs
70. initial level of security
71. lake level
72. level control
73. level crossing
74. level ice
75. Level of paranoia
76. level set
77. level(s) methodology
78. level-crossing ADC
79. level-crossing analog-to-digital converters
80. level-crossing analogue-to-digital converters (ADC)
81. logic level
82. lower trophic level models
83. low-level control system transportation
84. low-level fault redundancy
85. low-level radiation
86. Low-level RF EMF
87. macro-level industry influences
88. mean sea level
89. medium level of security
90. module level power electronics (MLPE)
91. module-level power electronics (MLPE)
92. multi-level governance
93. multi-level inverter
94. multi-level leadership
95. multi-level modeling
96. multi-level perspective
97. multi-level perspective of sustainability transitions
98. multi-level selection and processing environment
99. noise level
100. operational level (OL)
101. Price level
102. Process/Product Sigma Performance Level (PSPL)
103. PV module level power electronics
104. Register Transfer Level - RTL
105. register transfer level modeling decision diagams
106. register-transfer level
107. relative sea level
108. relative sea level changes
109. relative sea-level change
110. RH level
111. school-level policies
112. sea level
113. sea level forecasting
114. sea level prediction
115. sea level rise
116. sea level series
117. sea level trend
118. sea level: variations and mean
119. sea-level
120. sea-level changes
121. sea-level equation
122. Sea-level indicator
123. sea-level prediction
124. sea-level rise
125. sea-level trend
126. service-level agreements
127. seven-level multilevel
128. Sigma performance level
129. skin conductance level
130. software level TMR
131. software security level
132. steel-level bureaucracy
133. strategic level decision makers
134. sufficient level of security
135. system level
136. system level hazards
137. system level simulation
138. system level test
139. system planning level
140. system-level evaluation
141. task-level uninterrupted presence
142. three-level
143. three-level converter
144. three-level inverter
145. three-level neutral-point-clamped inverter
146. three-level NPC inverter
147. three-level T-type
148. three-level T-type inverter
149. three-level T-type quasi-impedance-source inverter (3L-T-type qZSI)
150. three-level voltage inverter
151. Tool Confidence Level
152. top-level domain
153. transaction-level modeling
154. treatment level
155. two-level inverter
156. undergraduate level
157. university level informatics education
158. water level
159. water level fluctuation
160. water level measurements
161. water level reconstruction
162. water-level changes
163. voltage level
164. voltage level optimisation
165. 3-level T-type inverter

1. Safety Gate

vaste

reasta

Otsing
Valikud 0

ilmumisaasta

autor

TTÜ struktuuriüksus

märksõna

seeria-sari

tema kohta

võtmesõna

TalTech Raamatukogu

Akadeemia tee 1

13519

TalTech koduleht TalTech Raamatukogu koduleht Digikogu Digiteek Teadusandmed

6203551

data@taltech.ee

TalTech Raamatukogu